RS-FlipFlop

<< Click to Display Table of Contents >>

Navigation:  Components > Control, logic & time > Graphical logic > Component list >

RS-FlipFlop

The gate is a reset-set flip-flop. If the input (S) is set 1, the output A is set to 1. If the reset input (RS) is 1, the A output is set to 0. The reset input has the higher priority than the set input.

 

The output A\ corresponds to the inverted state of the output A.

The input to each gate can be linked with an input object or an output of another function. The

output of a gate can be connected to an output, or to an input of another function. A gate output can

be connected with several gate inputs. The inputs can be inverted. This can be set within the parameter window, or by double-clicking on the connectors.

The inputs are marked with S and RS and are left at the element. The outputs are marked A and A\ are right top of the element.

The name of the gate can be chosen freely.

 

Note: The inputs and outputs are Boolean data type.

 

RS